VIP Central

Archive for the 'Audio' Category

 

MIPI Soundwire: Pulse Density Modulation (PDM)

In MIPI Soundwire: Digital Audio Simplified, we mentioned that digital audio formats including Pulse Code Modulation (PCM) and Pulse Density Modulation (PDM) are target applications for MIPI Soundwire. In the last blog post on Soundwire, we discussed Pulse Code Modulation.

Continue Reading...

Posted in Audio, Interface Subsystems, Methodology, MIPI, Mobile SoC, Soundwire |

 

MIPI Soundwire: Pulse Code Modulation (PCM)

In MIPI Soundwire: Digital Audio Simplified, we mentioned that digital audio formats including Pulse Code Modulation (PCM) and Pulse Density Modulation (PDM) are target applications for MIPI Soundwire.

Continue Reading...

Posted in Audio, Interface Subsystems, Methodology, MIPI, Mobile SoC, Soundwire |

 

MIPI Soundwire: Digital Audio Simplified

MIPI Alliance has come up with a new protocol standard for sound interface called SoundWire. SoundWire is a robust, scalable, low complexity, low power, low latency, two-pin (clock and data) multi-drop bus that allows for the transfer of multiple audio streams and embedded control/commands. To understand its specification and design verification needs, it is important to understand basics of digital audio transmission.

Continue Reading...

Posted in Audio, Interface Subsystems, Methodology, MIPI, Mobile SoC, Soundwire |

 

Freescale and Xilinx Engineers: Managing SoC Verification Complexity

At DVCon 2015, a couple of our key customers shared their viewpoints on how they manage growing verification complexity. This video begins with Michael Sanie highlighting the Synopsys Verification Continuum, and several key technologies that currently address the industry’s need to “Shift-Left” for faster time-to-market. Later, Amol Bhinge of Freescale and Prashanth Gurunath of Xilinx share how their leading SoC design teams have achieved success by collaborating with Synopsys.

Continue Reading...

Posted in AMBA, Audio, Camera, DDR, Debug, DesignWare, Display, HDMI, Interface Subsystems, LPDDR, Methodology, MIPI, Mobile SoC, PCIe, SystemVerilog, Test Suites, USB, UVM |

 

Virtual Sequences in UVM: Why, How?

In my previous blog post, I discussed guidelines to create reusable sequences. Continuing on this thread, here I am going to talk about virtual sequences and the virtual sequencer. Common questions I hear from users include: why do we need a virtual sequence? How can we use it effectively?

Continue Reading...

Posted in AMBA, Audio, Debug, Interface Subsystems, Methodology, MIPI, Mobile SoC, SystemVerilog, USB, UVM |