Synopsys TileLink Interconnect Verification IP for RISC-V SoCs
What is RISC-V?
Posted in Interface Subsystems, Processor Subsystems, Uncategorized
Addressing the Verification Challenges of Panel Self Refresh in eDP
What is eDP (Embedded Display Port)?
Posted in Display, DisplayPort
