Verification Central

Archive for 2022

Achieve Functional Safety for Automotive and Digital Ecosystems using MIPI CSE

Today, the automotive industry is experiencing an advanced evolution which demands need for an ever-increasing bit-depths, frame rates, camera and display resolutions, and most significantly functional safety. To address these challenges and to support future architectures, the MIPI Alliance developed MIPI Automotive SerDes Solutions (MASS)  which is an end-to-end framework for connecting sensors, cameras, displays and many other industry standardized protocols with functional safety and security. In this blog we will review the features and nuances of MIPI CSE™ (Camera Service Extension) one of the key components in the MASS connectivity framework, and explain how Synopsys Verification IP (VIP) for MIPI solutions provide a comprehensive set of methodology, verification and productivity features to support these protocols.

Continue Reading...

Posted in Automotive, Camera, CSI, IoT, MIPI


How to Achieve 2X Faster Waveform Dumping in Synopsys Verdi with VCS

If you are a Synopsys Verdi user, what simulator are you using? The answer could have a significant impact on your verification productivity. For example, if you use a non-Synopsys simulator, you may experience longer than normal regression runs when signals are dumped, and in some scenarios the time to load the Fast Signal Database (FSDB) into Verdi increases too. In this blog we’ll share the native integrations that the Synopsys Verdi® debug solution and Synopsys VCS® functional verification solution share that will improve your designs performance and debug productivity. Let’s explore these Verdi and VCS optimizations a bit more.

Continue Reading...

Posted in Featured, Functional Verification Solutions, VCS, Verdi


Reviewing the Latest Arm AMBA ACE5-Lite Protocol Specification Updates

In this blog we will review the newest features released as part of the Arm® AMBA® ACE5-Lite protocol, said to improve throughput and meet the low power demands of ever evolving complex multicore SoCs including cache coherency.

Continue Reading...

Posted in ACE, AMBA, Arm, CHI


Synopsys 10BaseT1-S VIP for your Automotive SoCs

10BASE-T1S specification is targeted for Automotive industry, developed with an objective to achieve collision free, deterministic transmission on a multi-drop network. Automotive applications require deterministic low-latency communication and do not need high data rates. 10BaseT1S protocol is used for sensor and actuator signaling. It allows the integration of diverse sensors into an automotive-Ethernet system and opens the door for new opportunities in Ethernet communication. The 10Base-T1S is a part of IEEE 802.3cg standard that supports data rates up to 10 Mbps over a single twisted pair for networks up to 25 meters.

Continue Reading...

Posted in Automotive, Ethernet, Ethernet AVB


Diving Into the Components of ML-Based Regression Failure Analysis and Debug

Recently we wrote about how AI-driven debug automation technology can accelerate the root-cause analysis of regression failures. In that blog we introduced the Synopsys Verdi Regression Debug Automation (RDA) technology that helped customers like MediaTek achieve a 4X improvement in identifying root-causes of failures in their design. This blog will take a deeper look into the components of this RDA technology, explain how they work and how users can take advantage to achieve similar results.

Continue Reading...

Posted in Debug, Uncategorized, Verdi


Get up to Speed with the Latest Arm AMBA AXI5 Features

The Arm® AMBA® 5 AXI protocol specification supports high-performance, high-frequency system designs for communication between manager and subordinate components. AMBA AXI5 protocols extend prior specification generations and add several important performance and scalability features which closely align these protocols to Arm AMBA CHI. Let’s look at some of the features of the AXI5 protocol in detail.

Continue Reading...

Posted in AMBA, Arm, AXI


Synopsys Introduces the Industry’s First Verification IP for Arm AMBA 5 CHI-F

Arm recently announced the availability of the next iteration of the Arm® AMBA® 5 CHI protocol – CHI Issue F (CHI-F). AMBA 5 CHI-F is built on top of the existing AMBA CHI Issue E (CHI-E) specification (read our blog on AMBA CHI-E here), and introduces several exciting features related to the latest Arm architecture and optimized transaction flows.

Continue Reading...

Posted in AMBA, Arm, CHI, Data Center, Interconnects, Protocol Continuum, Test Suites


Utilize Advanced RPMB for Faster and More Secure UFS 4.0 Authentication

In a 5G world, fast and secure connectivity is important. The JEDEC Universal Flash Storage (UFS) version 4.0 helps to ensure this is possible in our everyday devices. As an added security element, a Replay Protected Memory Block (RPMB) is included in UFS devices as a means to store encrypted data securely, only accessible by authentication.

Continue Reading...

Posted in Memory, MIPI, UFS


Leveraging a Unified Emulation and Prototyping System to Address Verification Requirements Across the Chip Development Cycle

Author: Tom De Schutter, VP Marketing and System Solutions, Synopsys Systems Design Group

Continue Reading...

Posted in ZeBu EP1


Synopsys VCS and VIP By-the-Minute is Now a Reality with Synopsys Verification Instance

Verification of today’s devices takes an enormous amount of computing power. Advanced methodologies require a huge number of automated tests to exercise all parts of the design. Regression tests must run frequently to ensure that changes do not break previously verified functionality. Most projects cannot afford to buy enough compute resources and simulation licenses to meet their peak demand, and many projects struggle to build their own verification infrastructure. A more flexible approach is required.

Continue Reading...

Posted in Cloud