Verification Central

Archive for 2021
 

LPDDR5X – An Extension to LPDDR5 for Future Mobile Systems

Emerging technologies such as Internet of Things (IoT), 5G, Automotive, Artificial Intelligence (AI), and High-Performance Computing (HPC), have given rise to potentially transformative trends demanding the need for faster memory access. 5G brings the ability for faster download and upload speeds, making high-speed real-time data transfer possible. All the fancy smartphone processors have built-in cutting-edge features like high resolution multimedia processing, faster Machine Learning (ML) computations, image processing capabilities and faster frame rates for all you gaming fanatics. But don’t forget, underlying all of this is the need for faster memory. AI/ML technologies require higher bandwidth to support faster processing of massive data.

Continue Reading...

Posted in LPDDR, Memory

 

Reduced Blanking: The Way to Low Power, High Resolution Displays

With the release of HDMI 2.1, higher video resolutions and refresh rates including 8K@60Hz and 4K@120Hz are a reality. In a previous blog, 10K Resolution at 120Hz Display: A Reality Today with DSC 1.2 in HDMI 2.1, we explained how HDMI 2.1 can support resolutions and refresh rates of the order 4K@240Hz, 8K@120Hz and 10K@120Hz with display stream compression (DSC). With increased resolution you get finer details and with higher refresh rate the moving content feels smoother. But it also means more pixel information and thus higher data transmission rate, higher bandwidth, and higher power consumption. What if there is a way to reduce the transmission rate while keeping the resolution and refresh rate intact? The answer lies in the reduced blanking feature in which the blanking region of a frame is reduced significantly.

Continue Reading...

Posted in Display, HDMI, MIPI

 

Accessing Memory Mapped Registers in CXL 2.0 Devices

The Compute Express Link (CXL) 1.1 and CXL 2.0 specification differ in the way memory mapped registers are placed and accessed. The CXL 1.1 specification places memory mapped registers in RCRB (Root Complex Register Block) while the CXL 2.0 specification links memory mapped registers in BAR (Base address ranges) of the device. In this blog we will focus on how to access CXL 2.0 specification memory mapped registers.   

Continue Reading...

Posted in CXL

 

Cache Coherent Verification – New Features in AMBA®CHI

Coherent Hub Interface, popularly known as CHI, is an Interface specification that is part of 5th generation of AMBA® protocols (AMBA® 5) from Arm, released in 2013. AMBA® 5 CHI defines the interfaces for connection of fully coherent processors and dynamic memory controllers, to high performance non-blocking interconnects.

Continue Reading...

Posted in AMBA, Arm

 

Hands-on Verification Tutorials Hosted on AWS Environment

Verification consumes most of the compute resources in a typical data center for a semiconductor design company. Simulation comprises one of the largest, if not the largest, workloads in this mix. To maximize the likelihood of first silicon success, development teams often increase the volume of simulation jobs they run in preparation for tape-out. However, this effort is often limited by the compute resources that customers can bring to bear on the task.

Continue Reading...

Posted in 5G, AI, AWS, Cloud, CXL, Data Center

 

Accelerate SoC Verification, Experts available

SoC designs are growing more complex, not just by the sheer number of transistors that can be packed into one design, but the emergence of different interconnect methods you must use to connect chip internals and to connect to the outside world. Becoming an expert on each of the interconnect protocols is not going to shorten the verification schedules, reduce design productivity and expose design bugs that might only be found when used by the end consumer.

Continue Reading...

Posted in ACE, AMBA, CXL, Debug, Display, Ethernet, HBM, Memory, Test Suites, Verification Service

 

Synopsys Verification Continuum ® on AWS – Join Us at DVCon US 2021

Verifications account for almost 70% of the time and resources consumed during chip development. Moving some or even all of logic simulation to cloud allows customers to free up valuable on-premises resources for other workloads. The deployment of Synopsys’ functional verification solutions on the AWS cloud platform enables accelerated development and verification of breakthrough connectivity technology and SoCs. AWS cloud enables users to take advantage of elastic infrastructure resources to address the increasing capacity requirements for semiconductor simulations.

Continue Reading...

Posted in Cloud, DVCON

 

Synopsys at DVCon US 2021 – Join us!

Join us March 1- 4 at DVCon US 2021, to learn how we help customers optimize chips for power, performance, and cost and cut months off their project schedules.

Continue Reading...

Posted in Cloud, Data Center, DVCON

 

The Fascinating Path of CXL 2.0 Device Discovery

In the CXL ecosystem the host software uses enumeration as the first step to discover CXL devices connected in the system.

Continue Reading...

Posted in Uncategorized