Posted by VIP Experts on February 22, 2018
New applications like Cloud Computing, Artificial Intelligence, Autonomous cars, Augmented reality, Embedded vision are driving stricter requirements around memory performance and power efficiency. Memory is central to these systems, that require high bandwidth and speed along with lower power and lower cost. With these emerging market needs, the memory industry started to move from planar (2D) DRAMs to wide I/O or a 3D technology TSVs (Through Silicon Vertical interconnect access) such as HBM (high bandwidth memory). For more insight on HBM, read our blog “Next Generation Memory Technology for Graphics, Networking and HPC.” Low Power DRAM technology, evolved to the fifth-generation(LPDDR5) to deliver significant reduction in power and extremely high bandwidth as compared to LPDDR4. In this blog, we discuss LPDDR5 new features based on our understanding from collaboration with memory vendors and early adopters of Synopsys VIP over last 2 years.
LPDDR5 increases the data bandwidth while maintaining options to save power using the deep sleep mechanism. Some of the key features of LPDDR5 are as per following: –
Synopsys is engaged with the early adopters of LPDDR5 Verification IP, which has been available since 2016. For more information on Synopsys memory VIP, please visit http://synopsys.com/vip. Stay tuned for upcoming blogs on LPDDR5. Our recent blogs on next generation DRAM and Flash memory technologies: –
Authored by Amit Paunikar and Shaily Khare.
Comments are closed.
A global team of protocol experts that share their insights and technical expertise in the areas of Automotive, DRAM and Flash Memories, Storage, Display, MIPI, AMBA, Ethernet, PCIe, USB and many other bus and interface protocols. This comprehensive team participates in standards committees and will provide the latest information and updates as it relates to your future design considerations.