Bernie DeLay @ EDACafe on the Value of SystemVerilog, UVM-based VIP

Posted by VIP Experts on June 30, 2015

Here, Synopsys R&D Director, Bernie DeLay, talks to EDACafe on the value of native SystemVerilog and UVM support in our VIP titles. He describes how our memory and protocol VIP have been built debug-friendly with Protocol Analyzer, and support constraint random verification for full functional coverage with back-annotation to executable verification plans.

You can learn more about our VIPs at Verification IP Overv iew.

This post is filed under AMBA, DDR, Debug, DesignWare, Ethernet, HDMI, LPDDR, Memory, Methodology, PCIe, SystemVerilog, Test Suites, USB, UVM.

Subscribe via RSS

Verification Newsletter

Subscribe to VIP Newsletter

About

A global team of protocol experts that share their insights and technical expertise in the areas of Automotive, DRAM and Flash Memories, Storage, Display, MIPI, AMBA, Ethernet, PCIe, USB and many other bus and interface protocols. This comprehensive team participates in standards committees and will provide the latest information and updates as it relates to your future design considerations.

Bernie DeLay @ EDACafe on the Value of SystemVerilog, UVM-based VIP

Legal

Follow