Verification Central

 

Accelerating Memory Debug

Following on his recent talk about Key Advantages of Synopsys Memory VIP Architecture, here Synopsys R&D Director Bernie DeLay talks about protocol-aware debug for memories: a single environment to simultaneously visualize transactions, state machines, and memory arrays   http://bit.ly/1KKRmMn

Here’s where you can learn more about our Memory VIP