- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
DAC Tuesday – Even more on System Design …
Posted by frank schirrmeister on July 29, 2009
The votes were cast, THANK YOU for your votes to all of us EDA Bloggers and CONGRATULATIONS to Karen Bartleson for winning the “NEXT EDA BLOGGER” contest.
Other than the Denali party I saw lots of system-design activity at DAC. In the panel on System Prototyping the panelists were remarkably aligned with emphasizing the need for both virtual and physical prototypes, which connected via SCE-MI can become even more powerful. Another panel on the ecosystem featured ARM, Cadence, Virtutech and ST and dealt with questions like :Where do these models come from” (Aligned answer The IP provider, please).
Today will be my personal last day at DAC for this year. I will present ways to increase verification productivity at 3pm at the DAC Exhibitor Forum. My colleague Filip Thoen will show Synopsys SuperSpeed USB 3.0 virtual platforms at the DAC Virtual Platform Workshop (sign-up required). In addition the Standards booth will be in full swing again, today featuring Greensocs at 9:00am, Forte at 11:00am, ARM at 1:00pm and Target Compiler at 3:00pm.
See you on the show floor!
Patrick Sheridan
Patrick Sheridan is responsible for Synopsys' system-level solution for virtual prototyping. In addition to his responsibilities at Synopsys, from 2005 through 2011 he served as the Executive Director of the Open SystemC Initiative (now part of the Accellera Systems Initiative). Mr. Sheridan has 30 years of experience in the marketing and business development of high technology hardware and software products for Silicon Valley companies.
Malte Doerper
Malte Doerper is responsible for driving the software oriented virtual prototyping business at Synopsys. Today he is based in Mountain View, California. Malte also spent over 7 years in Tokyo, Japan, where he led the customer facing program management practice for the Synopsys system-level products. Malte has over 12 years’ experiences in all aspects of system-level design ranging from research, engineering, product management and business development. Malte joined Synopsys through the CoWare acquisition, before CoWare he worked as researcher at the Institute for Integrated Signal Processing Systems at the Aachen University of Technology, Germany.
Tom De Schutter
Tom De Schutter is responsible for driving the physical prototyping business at Synopsys. He joined Synopsys through the acquisition of CoWare where he was the product marketing manager for transaction-level models. Tom has over 10 years of experience in system-level design through different marketing and engineering roles. Before joining the marketing team he led the transaction-level modeling team at CoWare.