- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
DAC Monday – Frank’s System Design Watch List
Posted by frank schirrmeister on July 27, 2009
OK, DAC Monday is here. There are a couple of events to watch today from an system design perspective. First, it looks like Gary Smith will kick things off at 9:30 at the Pavilion with the “Trends and What’s Hot at DAC” presentation. I’ll try to swing by there.
From the Synopsys side we are running a luncheon on System Prototyping at 11:30 in the SF Marriott in the Yerba Buena Salons 4-6.
Showcasing Embedded Software for verification we will demonstrate at 1pm in our demo suite at the Synopsys Booth 1120 how software driven verification improves your overall productivity, shaving months off your product schedules.
The North American SystemC User Group starts at 1pm also in the San Francisco Marriott in Salon 10, Lower B-2 Level. Especially interesting there will be a “Townhall Meeting” at 4pm during which users can give immediate live feedback to questions on the different directions SystemC could take.
Finally, the System-Level Catalyst partners will showcase and present today at the Standards Booth (# 1016):
| Time | Demo Pod | Theatre |
| 9:00am-10:00am | Synopsys | |
| 10:00am-12:00pm | JEDA | |
| 10:30am | JEDA: “Troubleshooting TLM2.0 Models”, Andrea Kroll, VP Marketing and Business Development | |
| 11:30am | CEBAtech: “Reach New Levels of Virtual Prototyping with CebaTech IP Cores”, Joe Rash, CebaTech IP Cores | |
| 12:00pm-2:00pm | CEBATech | |
| 2:00pm-4:00pm | Imperas | |
| 4:00pm | Imperas: “Fast OVP Processor Models for TLM-2.0-Based Virtual Platforms”, Simon Davidmann, CEO and Founder, Imperas | |
| 4:00pm -6:00om | Doulos |
And for the last time – big promise, “Indianer Ehrenwort” as we say in Germany – there are about 14 ours left to vote for me in the EDA’s Next Top Blogger contest. What’s in it for you? I promise if you vote for my Blog that I will stop bugging … 🙂
See you on the show floor!
Patrick Sheridan
Patrick Sheridan is responsible for Synopsys' system-level solution for virtual prototyping. In addition to his responsibilities at Synopsys, from 2005 through 2011 he served as the Executive Director of the Open SystemC Initiative (now part of the Accellera Systems Initiative). Mr. Sheridan has 30 years of experience in the marketing and business development of high technology hardware and software products for Silicon Valley companies.
Malte Doerper
Malte Doerper is responsible for driving the software oriented virtual prototyping business at Synopsys. Today he is based in Mountain View, California. Malte also spent over 7 years in Tokyo, Japan, where he led the customer facing program management practice for the Synopsys system-level products. Malte has over 12 years’ experiences in all aspects of system-level design ranging from research, engineering, product management and business development. Malte joined Synopsys through the CoWare acquisition, before CoWare he worked as researcher at the Institute for Integrated Signal Processing Systems at the Aachen University of Technology, Germany.
Tom De Schutter
Tom De Schutter is responsible for driving the physical prototyping business at Synopsys. He joined Synopsys through the acquisition of CoWare where he was the product marketing manager for transaction-level models. Tom has over 10 years of experience in system-level design through different marketing and engineering roles. Before joining the marketing team he led the transaction-level modeling team at CoWare.