The Standards Game

Archive for October 2007

 

Highlights from the 20th Interoperability Forum

In case I didn’t see you at the 20th EDA Developers’ Interoperability Forum, here are some of the happenings: – an impressive, live demo of 5 companies interoperating around the OpenAccess-based IPL (Interoperable Pcell Library) for analog/full-custom flows – details of how the VMM (Verification Methodology Manual) harnesses the power of SystemVerilog, as proven by […]

Continue Reading...

Posted in 1. Life in the Standards Lane | Comments Off on Highlights from the 20th Interoperability Forum

 

Is there any hope for a single low power standard?

About a year and a half ago, the electronic design automation industry, along with its customers designing low power integrated circuits, began efforts to create a standard to describe low power design intent for implementation, analysis, and verification. Today, there are two standards in play: UPF (Unified Power Format) and CPF (Common Power Format). UPF […]

Continue Reading...

Posted in 2. Skirmishes, Battles and All-Out Wars | 8 Comments »

 

Don't miss the 20th EDA Developers' Interoperability Forum!

Next week, Thursday, October 25, the 20th electronic design automation (EDA) Developers’ Interoperability Forum will be held in Silicon Valley. The keynote speaker will be Michael Keating, Synopsys Fellow and lead author of the recently released “Low Power Methodology Manual” (LPMM). The Forum will include a live demonstration of tool interoperability by members of the […]

Continue Reading...

Posted in 4. Be There or Be Square | Comments Off on Don't miss the 20th EDA Developers' Interoperability Forum!

 

Join the IEEE P1801 Working Group for Low Power

An IEEE working group is hard at work to produce a standard for low power IC design and verification. Dubbed P1801 (the “P” stands for “project” – it will be removed when ratification is complete), the group is open for everyone to contribute. To join the group, simply send email to the P1801 chair, “p1801-owner” […]

Continue Reading...

Posted in 1. Life in the Standards Lane, 4. Be There or Be Square | Comments Off on Join the IEEE P1801 Working Group for Low Power

 

A Blogger Can Change the World

I was asked how the DASC turnaround began. I’d like to make note of an individual who had the courage to blog about its troubles. Gabe Moretti’s blogs on EDADesignLine started the ball rolling towards the DASC’s reconstruction. I don’t know if he realized at the time that as a blogger, he could help change […]

Continue Reading...

Posted in 1. Life in the Standards Lane | Comments Off on A Blogger Can Change the World

 

Fearing a Fight

A rather strange survey is being conducted called “The Cost of Non-Convergence of Two Timing Model Formats (CCS and ECSM)”. Supposedly, its purpose is to ascertain the relative cost of supporting the two formats. I can answer this question easily: it costs more to support two formats than one. So, what is the point of […]

Continue Reading...

Posted in 2. Skirmishes, Battles and All-Out Wars, 3. Duh. | 3 Comments »