On Verification: A Software to Silicon Verification Blog


Verification Peace, Love and Interoperability

This is going to be a pretty boring post, without much drama. But, I think that’s OK (once in a while). Let me explain.

In the world of national and international politics, sensational news of conflict often gets more media attention than stories of cooperation, collaboration and progress.   Much the same happens in the world of electronic design automation, albeit at a much smaller scale.  Editors and bloggers alike are drawn to controversy, like moths to a light, in an effort to get more readers or pump up circulation.  Verilog vs VHDL!  Vera vs. Specman! SystemVerilog vs. SystemC!  VMM vs OVM! Some readers are also drawn to this for the vicarious thrill of seeing their favorite company or technology face off against an opponent.  It’s hard not to get caught up in it! Sometimes these debates actually help drive progress and consensus, but very often they are based on a false argument and end up annoying chip developers who just want to get their design out.

Stories of cooperation and interoperability tend to get less airtime amongst the media, perhaps because it is expected that companies will just make things work.  In the developed world, nobody writes stories about how the lights turn on or the phone works or the water runs.  However, I’d say that the EDA industry is not quite as developed as the public infrastructure in advanced countries.  Complex chip development technologies created by independent, competing companies don’t “just work” together without consistent focused effort and significant involvement from end users.


This Thursday (November 5) in Santa Clara, Synopsys will be celebrating the progress made over the past year in EDA interoperability and standards at its 22nd EDA Interoperability Forum with the theme “Peace, Love and Interoperability”.  This all-day event, held at the Sun Conference Center at Agnes Historic Park, is open for both EDA tool developers and IP/chip developers.

The agenda includes quite a bit for verification-minded folks: learn the latest developments around SystemC TLM 2.0 for interoperable system-level models, the latest VMM methodology updates for interoperable verification environments, and the HapsTrak interface for open connectivity to FPGA-based rapid prototypes.  As an added bonus, the first 100 attendees will receive free copies of the VMM for Low Power book, and Doulos’ VMM Golden Reference Guide.

Registration is free, and breakfast and lunch is provided. I hope to see you there!

  • del.icio.us
  • Digg
  • Facebook
  • Google Bookmarks
  • Print
  • Twitter
  • StumbleUpon