Magic Blue Smoke

Archive for the 'Power Format' Category

 

Power State Table Creation in UPF

Based on earlier feedback, lets take a quick look at functional power state table and see how we can convert this into UPF state Table Given below is a picture of sample Functional Power State Table Now if you look at the above table it shows that there are 3 power domains and could be […]

Continue Reading...

Posted in Power Format | 4 Comments »

 

Interpretation of UPF during Power Planning

So far we have seen how UPF gets interpreted during synthesis and verification . Today lets look at how UPF gets interpreted during Floorplanning/Power Planning ? This is the most important phase in the design cycle, where power grid required for the design gets implemented physically to get the required functionality. Main concerns here are […]

Continue Reading...

Posted in Power Format | 2 Comments »

 

RTL with UPF example

Based on comments and feedback, I am posting the RTL as well as the UPF for this RTL. The Power Intent Diagram for this Designs is as shown Below Power Intent Diagram UPF for the above Power Intent: ######## Create Power Domains ########### create_power_domain TOP create_power_domain TX_AON -elements {transmitter power_controller} create_power_domain RECIEVER -elements reciever create_power_domain […]

Continue Reading...

Posted in low power general, Power Format | 56 Comments »

 

Low Power Intent for Synthesis

Now lets look at the main components of UPF, which will be used by synthesis tools in making important decisions during optimization process. For synthesis, main constructs in UPF which plays an important role are (a) Level Shifter Insertion (b) Isolation Cell Insertion (c) Retention Cell Insertion and hook up (a) Level Shifter Insertion: There […]

Continue Reading...

Posted in Power Format | 4 Comments »

 

UPF example

Its been a very busy month and could not write as expected. Lately I am getting many questions on a sample power intent diagram and associated UPF. Given below is a sample Power Intent Diagram of a design, which has 4 power domains, followed by How to represent this Intent into UPF. Power Intent Diagram […]

Continue Reading...

Posted in low power general, Power Format | 19 Comments »

 

Functional Simulation using UPF (Cont’d)

Last week we saw how UPF is written from verification perspective and today lets see what information from simulator will help debug the issues. First lets look at some of the information printed out by simulator when UPF is enabled. Automatic Assertions Synthesized: (1) INFO : Sleep Signal value changed. SleepSignal SLEEP corresponding to signal […]

Continue Reading...

Posted in Power Format | 1 Comment »

 

Functional Simulation using UPF (Cont’d)

Last week we discussed the various ways UPF can be used to model functional behaviour of a Mult-Voltage/Power Gating design. This week lets look at the following: (1) Voltage ramps, and (2) How will the simulator flag a violation, when some activity is triggered during the ramping up cycle or ramping down cycle? (3) How […]

Continue Reading...

Posted in low power general, Power Format | 1 Comment »

 

Functional Simulation using UPF(Cont’d)

Last week we saw various commands within UPF which can be used for simulation. Today let us see how these constructs can be used to simulate certain behaviour. (a) Functional Correctness of all the signals, when voltage is varying. The question that needs to be asked here is, how to model the voltage in a […]

Continue Reading...

Posted in Power Format | Comments Off on Functional Simulation using UPF(Cont’d)

 

Functional Simulation using UPF

One of the main advantages of using UPF is that it ensures that the low power nature of a design is taken into account during functional verification. If we look at the various factors that need to be validated in the RTL functional simulation w.r.t Low Power Techniques, here are some of them:- (a) Functional […]

Continue Reading...

Posted in Power Format | Comments Off on Functional Simulation using UPF

 

UPF Introduction

So far my posts have dealt with various power reduction techniques used by designers as well as some of the challenges faced using these techniques in the design flow. Most of the complexity in using these techniques comes from the fact that we need to interpret virtual logical/physical power structures, since most of them are […]

Continue Reading...

Posted in Power Format | 4 Comments »