Products + All Products + Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering
Posted by Godwin Maben on August 10, 2010
How do we minimize or reduce area in a Low Power Design, especially when it come down to using special cells such as isolation cells, level shifter cells…etc
Here is one scenario, where in “especially on a final sign-off netlist, can we get rid of these or will there be any electrical violations due to this”
Again this is after considering all the physical requirements, since these special cells are inserted very early in the design cycle, should we be visiting them again before signing off? Just a thought!
Comments are closed.
- Godwin Maben