InFormal Chat

Author Archive
Ravindra Aneja
ravindra-aneja


Posts by Ravindra Aneja:

 

A Recap of Formal Verification Use Cases from Verification Day 2020

Like most industry events this year, we shifted our Formal Special Interest Group event to virtual and joined forces with Synopsys’ static and low power teams to host a combined event, Verification Day. For this virtual event we had the advantage of reaching out to customers across geographies and time zones which reflected in the highest attendance ever, attendance increased by 3X compared to the last year.

Continue Reading...

Posted in Events

 

No reason to miss a beat, online help is available!

COVID-19 situation has forced all of us into a new normal, which is to work from home and collaborate with team members, partners and customers online. At a company level as well as at an individual level, everyone is trying to be as productive as possible.

Continue Reading...

Posted in Events

 

SNUG Silicon Valley 2019: Formal Verification Update

Like last year, we had number of papers presented at our annual SNUG event last month. We had a track dedicated to formal verification, which had 3 papers from customers and 1 tutorial from Synopsys. In a parallel track on AI/ML, we had an additional tutorial from Synopsys where we discussed how formal is best suited to make use of machine learning techniques.

Continue Reading...

Posted in Events

 

Artificial Intelligence, let us get the math right first!

Artificial intelligence is a hot topic these days and therefore doesn’t require a repeat of the current and future potential uses for AI. For most people it means technology advancements on the software side but If you ask people who are very close to this technology domain, building your own optimized hardware chips is where significant part of the competitive edge lies.

Continue Reading...

Posted in Formal Methodology, Introduction

 

Formal Verification Showcase – DVCon 2018 and SNUG Silicon Valley 2018

It should not be news to the readers that Formal verification is an integral part of verification flows for the majority of leading edge SoC design and IP companies. A good indicator for this is the amount of papers, posters and tutorials presented at recent industry events/conferences in Silicon Valley.

Continue Reading...

Posted in Events

 

Tearless Formal Verification

Cooking can be a necessity, hobby or calming therapy depending on whom you talk to. Personally speaking, I cook occasionally but even when I am not cooking and I am just a mere silent admirer of this amazing process, onion peeling/cutting/chopping brings tears to my eyes 😀 There are few tricks that one could use to avoid or minimize tears while peeling onions. Some of these tricks work, some don’t.

Continue Reading...

Posted in Formal Methodology, Property Verification

 

Formal Verification: Effort and benefits go hand in hand

Sean talked about it in his blog Progression in formal verification – last decade.., Formal verification has come a long way but in most of the first meeting with potential new customers, these are still the most commonly asked questions:

Continue Reading...

Posted in Formal Methodology