Express Yourself

Archive for the 'PHY' Category

 

PCIe 4.0 Ecosystem with Synopsys and Mellanox

Synopsys has a long history of working with ecosystem partners as part of the development process, especially when new versions of a specification are rolled out. The PCIe 4.0 specification has taken a long time, but that hasn’t slowed us down. If you remember from previous postings, some of our PCIe 4.0 demos include:

Continue Reading...

Posted in General Protocol, Market Adoption, PCI Express, PCI-SIG, PHY, Specification |

 

The Long Lost Video: The World’s 2nd PCIe Gen4 System

The video at ARM TechCon of our 2nd PCIe Gen4 system got kind of lost in our end of the year, Thanksgiving, Christmas, New Years, End of the 1st Quarter rush. I know that my videos of PCIe won’t win any Oscars, but one wonders if someone is just hiding this masterpiece from the public eye. Ok, ok, it’s not a masterpiece, but I’m sure folks would like to see PCIe 4.0 in action. Just for fun, see if you can find my mistakes! There are at least 5!

Continue Reading...

Posted in Architecture, General Protocol, PCI Express, PCI-SIG, PHY, Specification |

 

Low Power, Phones, Tablets and PCIe, Oh My!

First, I’m sure there are some of you that look at this and think “what the heck”? PCIe being used in phones and tablet devices? How can that be? Rest assured PCIe has been used in mobile devices for a long time. Of course, laptops have been using it, but it’s also being used in phones and tablets for some time now. You may remember that PCIe with the MIPI M-PHY and say, that’s what Scott’s talking about, but no. This is the full blown PCI Express in these devices operating at 5.0GT/s and 8GT/s.

Continue Reading...

Posted in Architecture, General Protocol, Low Power, M-PCIe, M-PHY, PCI Express, PCI-SIG, PHY, Uncategorized |

 

PCI-SIG Israel: “Gen4” 16GT/s Live Wires and the Dead Sea

Well, we’re back from the PCI-SIG Developers Conference Israel 2015 and by now, between Scott and me we might make up one coherent person!  (I know, given the blog frequency lately, you probably thought Scott and I had been kidnapped by aliens.  I have no comment on that beyond “We’re back!“)  This was the third Israel DevCon and as always I was pleased with the fantastic turnout.  I mean, it’s a hardship going to Israel, but somehow we tough it out…

Continue Reading...

Posted in Architecture, General Protocol, PCI Express, PCI-SIG, PHY, Specification, Uncategorized |

 

Summer Blockbusters Featuring Gen4, Gen3 and M-PCIe

For those of you that didn’t get to see our demos at PCI-SIG DevCon, you can view these new summer blockbusters featuring the latest videos with your favorite Synopsys PCI Express Controller and PHY IP. These videos are rated two thumbs up by Scott and Richard!

Continue Reading...

Posted in Architecture, General Protocol, M-PCIe, M-PHY, PCI Express, PCI-SIG, PHY |

 

Interested in Accelerating Your Next SoC Design?

As I put the final touches on preparations for the PCI-SIG Developer’s Conference and getting ready to show you multiple demos for our recently announced support for PCI Express 4.0 there are exciting developments happening from Synopsys that will make your next SoC design easier.  Let’s face it. Your goal is to build a product and there are multiple steps that have to be completed before the product is done while doing this under increasingly shorter time to market goals. This means that we are trying to do as many tasks as possible in parallel and they need to stay coordinated.  Today, Synopsys announced our new IP Accelerated Initiative that focuses on enabling designers to incorporate IP into your SoC design flow at multiple levels of the design process by using a coordinated solution between IP prototyping kits, software development kits and customized IP subsystems.

Continue Reading...

Posted in Applications, General Protocol, Market Adoption, PCI Express, PCI-SIG, PHY |

 

Ready to Start Your PCI Express 4.0 Designs?

This seems strange to ask you, but “are you ready to start designing with PCI Express 4.0?” Why does it seem strange to ask? It’s because PCI Express 4.0 was announced in November 2011 and the 0.3 version of the specification isn’t out yet (although I hear that it could happen in a few days).  My very first blog posting was about PCI Express 4.0 on November 4th, 2012 “World Domination: PCI Express (4), Dr. Evil (0)”. With so much time passing, why would I write about it today and ask if you’re ready to start designing with PCI Express 4.0? Here is why:  Synopsys announced our PCI Express 4.0 solution today. You can read all about it via our press release “Synopsys Unveils Industry’s First Complete PCI Express 4.0 solution”. We are providing digital controllers, PHYs and Verification IP that all support the new 16GT/s speeds in the PCI Express 4.0 specification, so you can include PCI Express 4.0 into your latest designs. Here are the highlights from the press release:

Continue Reading...

Posted in Architecture, General Protocol, PCI Express, PCI-SIG, PHY, Specification |

 

Do You Speak Multiprotocol?

For over nine years, our customers have successfully implemented Synopsys’ DesignWare® PCI Express IP into their SoCs. We just announced the new DesignWare Enterprise 10G PHY. The 28-nm PHY is multilingual, speaking PCI Express 3.0, 10GBASE-KR, 10GBASE-KX4, 1000BASE-KX, CEI-6G-SR, SGMII and QSGMII and supports data rates from 1.25Gbps to 10.3Gbps per lane. With support for the IEEE Energy Efficient Ethernet (EEE) standard, the PHY’s low power consumption targets a wide range of green, high-end networking and computing applications

Continue Reading...

Posted in General Protocol, Low Power, PCI Express, PHY |