Express Yourself


Do You Speak Multiprotocol?

For over nine years, our customers have successfully implemented Synopsys’ DesignWare® PCI Express IP into their SoCs. We just announced the new DesignWare Enterprise 10G PHY. The 28-nm PHY is multilingual, speaking PCI Express 3.0, 10GBASE-KR, 10GBASE-KX4, 1000BASE-KX, CEI-6G-SR, SGMII and QSGMII and supports data rates from 1.25Gbps to 10.3Gbps per lane. With support for the IEEE Energy Efficient Ethernet (EEE) standard, the PHY’s low power consumption targets a wide range of green, high-end networking and computing applications

You can read the DesignWare Enterprise 10G PHY press release to get more details on the new PHY.

The PCI Express 3.0 specification completely changed the protocol definition and added multi-tap decision feedback equalization (DFE) to the continuous time linear equalization (CTLE) utilized in PCIe 1.x and PCIe 2.x. With PCI Express 3.0 using 8Gbps, the channel experiences significantly more loss over PCIe 2.0, so to compensate, enhanced equalization is necessary. DFE is complicated stuff and as people have been implementing this for PCIe 3.0, the industry has gone through some growing pains. Synopsys had a webinar on PCIe Equalization on Jan 24, 2013 if you want to learn more about this subject.

The webinar “Designing to the New PCI Express 3.0 Equalization Requirements” is designed to help you understand:

  • Why improved levels of equalization are necessary at higher data rates
  • Types of equalization enhancements required for optimal performance at 8Gbps
  • The difference between decision feedback equalization (DFE) and continuous time linear equalization (CTLE)
  • The need for equalization training and adaptability in PCIe 3.0
  • The importance of proven interoperability between the PHY and the controller

Using this new PCIe 3.0 PHY IP with the DesignWare PCI Express controller IP gives you the best PCI Express interface on the planet (no, I’m not biased). 😉 By utilizing the PCIe 3.0 controller and PHY from a single vendor you eliminate the need to navigate all of the nuances of the PIPE specification to ensure the DFE equalization works for your PCIe interface.

Click on the links below to find more information on:

DesignWare PCI Express Controller & PHY IP

DesignWare PCI Express 3.0 PHY IP

Remember: Be Happy Every Day!

Share and Enjoy:
  • Digg
  • Facebook
  • Google Bookmarks
  • Print
  • Twitter
  • StumbleUpon
  • LinkedIn
  • RSS