Custom Layout Insights: Analog/Custom Layout Blog

The wait is over! Remember the last few blogs where I was outlining the kind of tools you really need to tackle FinFET? Well they are here right now, because today Synopsys unveiled Custom Compiler and ushered in a new era of Visually-assisted Automation. Check out this link: http://www.customcompiler.info It’s all the good stuff I […]

Continue Reading...

In the last of blog we outlined the kind of tool that the layout engineer needs in order to get a good placement that delivers robust working silicon within the confines of the FinFET process. We concluded that a guided / interactive approach that is fast and easy to refine such that you do get […]

Continue Reading...

  Over the last series of blogs we have looked at what tools the layout engineer has available to him/her to help them deal with the complexity of doing layout with FinFETs. Even though there are tools that help, the fact is there is still a productivity hit when comparing the time it takes to […]

Continue Reading...

What is Electro-migration and why is it something we should care about? Here’s the definition of Electro-migration from Wikipedia: “Electro-migration is the transport of material caused by the gradual movement of the ions in a conductor due to the momentum transfer between conducting electrons and diffusing metal atoms.” Put simply, when the current density gets […]

Continue Reading...

  PCells for custom layout have been a ‘no brainer’ for decades. They have done all the heavy lifting with respect to generating correct by construction layout and are the most important ‘power’ tool for custom layout engineers. Now however, given the complexity of the FinFET process, they become absolutely vital. Generating a FinFET device […]

Continue Reading...

So, what tools do we have in our FinFET toolbox that can help layout engineers manage the complexity that FinFETs inherently bring? Well for my money, the best and most powerful tool we have to tackle FinFET complexity is the good old parameterized cell or PCell. PCells are not new, they have been around since […]

Continue Reading...

So, what do you have to do for routing? Well again, drawing on the experience of my layout colleagues who are still ‘in the business’ and dealing with FinFETs, here are a few landmines you will have to deal with. One particular issue they encounter is the fact that although the base layers have shrunk […]

Continue Reading...

So, FinFETs rule! They give the designer so much flexibility in trading off power and performance that it should be a no brainer to adopt the technology – right? Well every silver lining has to have a cloud and in the case of FinFETs there are quite a few.  So I polled a number of […]

Continue Reading...

 In my last post, I said ‘A hurricane has made land fall and its name is FinFET’. Ok, it’s a little corny, but it was not meant to convey a sense of impending doom for custom layout productivity.’ Hurricanes are no doubt disruptive, but humans can adapt to even the worst nature can bring. And […]

Continue Reading...

I left off in part 2 of this blog asking the question “have we exhausted all avenues in our search for layout productivity?” Although there has been no revolutionary technology as with the initial CALMA systems, there have been some incremental improvements that help oil the gears when doing layout. On line DRC has been […]

Continue Reading...