Committed to Memory

Author Archive

Marc Greenberg

marcg


Posts by Marc Greenberg:

 

The importance of ADAS

By now you have probably seen the TV commercials showing the latest model vehicles that can automatically initiate braking when they detect a collision is imminent. Technologies like this are known as “Advanced Driver Assistance Systems” (ADAS).

Continue Reading...

Posted in Uncategorized |

 

Breaking down another memory wall

People are sometimes surprised when I tell them that more than $40 Billion of DRAM chips are sold every year – but have you ever wondered where they all go?

Continue Reading...

Posted in DDR Controller, DDR4, DIMM, IP, Signal Integrity |

 

Apple iPhone 6S: LPDDR4 arrives at Apple

As reported by Chipworks last week, the Apple iPhone 6S is using 2GB of LPDDR4 DRAM. This means that Apple is now joining other phones such as the LG Gflex2, the Samsung Galaxy S6, Xiaomi Mi Note Pro, HTC OneM9, and several others in using LPDDR4 RAM.

Continue Reading...

Posted in DDR Controller, DDR PHY, LPDDR3, LPDDR4 |

 

3D XPoint Technology: More details revealed

There was a huge technology announcement on 3D XPoint(tm) technology about 3 weeks ago – but without many details. I’m at the IDF2015 conference in San Francisco this week and we learned a lot more.

Continue Reading...

Posted in DDR Controller, DDR PHY, DDR4, DIMM, DRAM Industry, Uncategorized |

 

Samsung DDR4-3DS 3D Stacked DIMMs using Through Silicon Vias (TSV)

It’s been about 9 months since I blogged on Samsung’s public roadmap and the fact that it carried some 3D Stacked DDR4 Devices using Through Silicon Vias (TSVs). Time for a quick update…

Continue Reading...

Posted in DDR4, DIMM, DRAM Industry, Featured, Uncategorized |

 

Do you need DDR4 Write CRC?

A customer asked us, “Do I need DDR4 write CRC beyond a certain frequency?”

The answer is far from simple; it’s dependent on many factors including the type of system it is, the other types of error correction (ECC) that may be in use, the system’s tolerance of errors, and the system’s ability to spare the bandwidth required for the write CRC function. Since I’ve been asked a few times and since the answer is so complex, I created the flowchart here to show some paths through the possible choices.

Continue Reading...

Posted in DDR Controller, DDR4, DRAM Industry, Featured, Signal Integrity, Uncategorized |

 

AMD GPUs using new HBM DRAM (and the cost/benefit appears balanced!)

AMD announced their new line of GPUs are using the new HBM (High Bandwidth Memory) DRAM technology yesterday. I have known these were coming for a while but the thing that surprised me the most was the relatively reasonable cost for the performance that they deliver – at least, the relationship between cost and benefit of adding HBM to the system appears to be almost linear.

Continue Reading...

Posted in HBM, High Bandwidth Memory, HMC, Hybrid Memory Cube |

 

Want to learn about DDR VIP?

Our friends in Synopsys’s Verification Group have been putting together an excellent set of Memory Verification IP (VIP) for DDR4, DDR3, LPDDR4, LPDDR3, that complements our other VIP for Flash, MIPI, PCIe, AMBA, Ethernet, HDMI, SATA, etc…

Continue Reading...

Posted in DDR Controller, DDR PHY, DDR3, DDR4, DRAM Industry, HBM, High Bandwidth Memory, HMC, Hybrid Memory Cube, LPDDR3, LPDDR4 |

 

LPDDR4 is here! Samsung Galaxy S6 and LG Gflex 2 released

Samsung made a big event of the launch of the Galaxy S6 today (April 10th, 2015) making the S6 and S6 Edge available at multiple US and international retailers simultaneously. The Galaxy S6 is based around Samsung’s own Exynos 7420 application processor and LPDDR4 DRAM.

Continue Reading...

Posted in DDR Controller, DDR PHY, DDR4, DRAM Industry, Low Power, LPDDR4, Uncategorized |

 

Row Hammering: What it is, and how hackers could use it to gain access to your system

I have written on the topic of Row Hammering in a White Paper I published last year (link here) but since it is in the spotlight recently I thought I’d dedicate a blog entry to it. I had never considered this to be a security hole until this morning.

Continue Reading...

Posted in DDR3, DDR4, DIMM, DRAM Industry, Signal Integrity, Uncategorized |