Posted by Michael Posner on March 4, 2016
Design defects (bugs) can be introduced at multiple levels in the design process from RTL defects, SW defects and Integration defects. The key to rapidly locating these bugs is to tailor the debug strategy to the type of bugs you are looking for. Depending on where you are in the design cycle usually dictates which type of bug is more prevalent. Physical Prototyping exercises the RTL, SW and the fully integrated design so is a key technology for design verification. Having the right debug tool set if critical to accelerate the verification task.
A recent web seminar presented the various debug scenarios and maps which debug capabilities to use for the particular scenario.
I highly recommend you take the time and watch the seminar as it covers not only the traditional physical prototype debug capability but also introduces the new capabilities such as HAPS Deep Trace Debug, the ability to capture huge amounts of debug data as well as HAPS Global State Visibility. Global State Visibility has always been seen as the Holy Grail of FPGA-based prototyping, the ability to trace the state of all design registers, dynamically, without the need to pre-define of instrument.
The web seminar also includes a mention of utilizing the other capabilities such as HAPS Real Time Debug enabling a debug connection to a Logic Analyzer and cross triggering to aid in HW/SW debug.
To SUBSCRIBE use the Subscribe link in the left hand navigation bar.
Another option to subscribe is as follows:
• Go into Outlook
• Right click on “RSS Feeds”
• Click on “Add a new RSS Feed”
• Paste in the following “http://feeds.feedburner.com/synopsysoc/breaking”
• Click on “Accept” or “Yes” or whatever the dialogue box says
Do you think that the wireless megatrend, data transfer and charging will replace wired USB? Read this: https://blogs.synopsys.com/tousbornottousb/2016/02/26/will-wireless-data-charging-replace-usb/ and post your views.