I just noticed (late) that the latest release of HAPS ProtoCompiler, 2016.03 is available. The new release can be found under SolvNet here. (A SolvNet ID and a valid HAPS ProtoCompiler license will be needed for download.)

Verifying Power Management Modes, both Software and Hardware

Quote: “It works! After disabling power management for my WiFi stick in Raspberry PI configuration it is now working!!”

ESD Precautions Essential for prototype handling

Thanks to my latest project, a home built Van De Graaff generator, it reminded me to post some more information on ensuring you take ESD precautions while handling your physical prototyping hardware. These are essential when handling Xilinx Virtex-7 and UltraScale based platforms, ensuring you don’t let the magic blue smoke escape.

Prototyping enables worlds first PCIe Gen4 (16 Gb/s) demonstration

While roaming the halls of Synopsys corporate offices I found myself in one of the smaller demonstration labs and spotted this:

It’s not too late to attend SNUG Silicon valley

Hey, it’s not too late to attend SNUG Silicon Valley: http://www.synopsys.com/Community/SNUG/Silicon%20Valley/pages/default.aspx

What’s in it for me? The market shift to integrated Physical Prototyping

Debug: Zero in on Defects Using Global State Visibility & Other High Visibility Capabilities

Design defects (bugs) can be introduced at multiple levels in the design process from RTL defects, SW defects and Integration defects. The key to rapidly locating these bugs is to tailor the debug strategy to the type of bugs you are looking for. Depending on where you are in the design cycle usually dictates which type of bug is more prevalent. Physical Prototyping exercises the RTL, SW and the fully integrated design so is a key technology for design verification. Having the right debug tool set if critical to accelerate the verification task.

Next Entries »

About

Breaking the Three Laws is dedicated to discussing technically challenging ASIC prototyping problems and sharing solutions.

About the Author

Michael (Mick) Posner joined Synopsys in 1994 and is currently Director of Product Marketing for Synopsys' DesignWare USB Solutions. Previously, he was the Director of Product Marketing for Physical (FPGA-based) Prototyping and has held various product marketing, technical marketing manager and application consultant positions at Synopsys. He holds a Bachelor Degree in Electronic and Computer Engineering from the University of Brighton, England.

Breaking The Three Laws

Hitting the Mark

Read Issue #1 Prototyping Newsletter: Reduce Risk and Speed Time-to-Market with End-to-End Prototyping

Which is your favorite FPGA-based prototyping setup?

Innovation Increases Design Visibility and Boosts Performance of FPGA-based Prototypes

Verifying Power Management Modes, both Software and Hardware

ESD Precautions Essential for prototype handling

Prototyping enables worlds first PCIe Gen4 (16 Gb/s) demonstration

It’s not too late to attend SNUG Silicon valley

What’s in it for me? The market shift to integrated Physical Prototyping

Debug: Zero in on Defects Using Global State Visibility & Other High Visibility Capabilities

Legal

Follow