- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
Breaking The Three Laws
Just in case you had not noticed, the prototyping blog can now be found here: https://blogs.synopsys.com/hittingthemark/ Talking of hitting the mark, I recently took up archery using a re-curve bow. I started in March 2016 and now in July after practicing about once a week I think I’m starting to get more consistent. Below is […]
We have just published the first issue of our new prototyping newsletter. This quarterly newsletter provides you with the latest information on end-to-end prototyping, including in-depth technical articles, white papers, videos, webinars, product announcements and more. As the industry’s number one provider of architecture design, virtual and physical prototyping solutions, Synopsys is committed to providing you […]
Interesting article posted to eetimes this week, 10 Favorite FPGA-based Prototyping Boards, I would actually argue that only the #1 listed solution, HAPS with HAPS ProtoCompiler is a comprehensive FPGA-based prototyping solution. The others all serve a purpose but typically have no specific features facilitating FPGA-based prototyping. HAPS with HAPS ProtoCompiler you get the following […]
I just noticed (late) that the latest release of HAPS ProtoCompiler, 2016.03 is available. The new release can be found under SolvNet here. (A SolvNet ID and a valid HAPS ProtoCompiler license will be needed for download.) The new release includes capabilities which reduce the time to first prototype even more than we do today, […]
Quote: “It works! After disabling power management for my WiFi stick in Raspberry PI configuration it is now working!!” BTW: This blog was inspired by a true story of a challenge that Achim Nohl, Technical Marketing Manager for HAPS Physical Prototyping recently experienced: https://www.raspberrypi.org/forums/viewtopic.php?f=28&t=51543 Power management is an increasingly complex function provided by hardware and controlled by a […]
Thanks to my latest project, a home built Van De Graaff generator, it reminded me to post some more information on ensuring you take ESD precautions while handling your physical prototyping hardware. These are essential when handling Xilinx Virtex-7 and UltraScale based platforms, ensuring you don’t let the magic blue smoke escape. First read my […]
While roaming the halls of Synopsys corporate offices I found myself in one of the smaller demonstration labs and spotted this: This is the demo setup for the DesignWare IP for PCIe Gen4 which is the latest and fast 16 Gb/s PCIe transfer solution. (Sorry for the low quality mobile phone pic). This is the […]
Hey, it’s not too late to attend SNUG Silicon Valley: http://www.synopsys.com/Community/SNUG/Silicon%20Valley/pages/default.aspx Prototyping topics: Techniques Used to Partition a Complex-SoC into Multi-HAPS-70 System FPGA Debug: Improving Debug Turnaround Time in High Speed Designs Accelerate Your Prototyping Productivity Leveraging HAPS Integrated Prototyping Solution Adapt, Port, and Integrate Quickly – Prototyping the Right Way Address TTM by Prototyping […]
FPGA-based physical prototyping is the go-to standard for high-performance, high-productivity verification, debug, and software development on many electronic systems today. But, it is becoming increasingly difficult to put together an ad-hoc prototype mixing pieces from various vendors with home-grown components. With the complexity of today’s systems, an integrated prototyping system can bring significant advantages. Learn […]
Design defects (bugs) can be introduced at multiple levels in the design process from RTL defects, SW defects and Integration defects. The key to rapidly locating these bugs is to tailor the debug strategy to the type of bugs you are looking for. Depending on where you are in the design cycle usually dictates which […]
Subscribe
About
Breaking the Three Laws is dedicated to discussing technically challenging ASIC prototyping problems and sharing solutions.
About the Author
Michael (Mick) Posner joined Synopsys in 1994 and is currently Director of Product Marketing for Synopsys' DesignWare USB Solutions. Previously, he was the Director of Product Marketing for Physical (FPGA-based) Prototyping and has held various product marketing, technical marketing manager and application consultant positions at Synopsys. He holds a Bachelor Degree in Electronic and Computer Engineering from the University of Brighton, England.
Categories
- Admin and General (18)
- ASIC Verification (58)
- Bug Hunting (26)
- Daughter Boards (13)
- Debug (38)
- DWC IP Prototyping Kits (18)
- Early Software Development (41)
- FPGA-Based Prototyping (96)
- FPMM Methods (22)
- Getting Started (36)
- HAPS Connect Program (3)
- HAPS-70 (1)
- HAPS-80 (15)
- Humor (26)
- HW/SW Integration (33)
- Hybrid Prototyping (12)
- In-System Software Validation (39)
- IP Validation (34)
- Man Hours Savings (40)
- Mick's Projects (18)
- Milestones (16)
- Performance Optimization (16)
- Project management (26)
- Prototyping newsletter (1)
- Real Time Prototyping (19)
- Support (6)
- System Validation (30)
- Technical (29)
- Tips and Traps (43)
- UltraScale (31)
- Uncategorized (12)
- UPF (1)
- Use Modes (35)
Archives