Analog Simulation Insights

Archive for the 'Uncategorized' Category

 

Synopsys AMS technical luncheon at DAC 2016: Robust AMS Design Verification by Samsung, Oracle, ST and Qualcomm

Time of  the year again 🙂

Continue Reading...

Posted in Uncategorized

 

HSPICE Insider Insights: Gain and Noise Prediction

Hello again HSPICE users!

Continue Reading...

Posted in Uncategorized

 

MOS Reliability Analysis Webisode (Part 2)

Hello again HSPICE users!

Continue Reading...

Posted in Uncategorized

 

Improve Analog Verification Productivity Using SAE

For those of you who would like more information about Synopsys’ Simulation and Analysis Environment (SAE), we are hosting a webinar showcasing SAE and how you can use its unique features to improve your productivity. The webinar premieres Feb. 17 at 10:00 a.m. PST and will be available on-demand thereafter). I have asked Deepa Kannan, who is hosting this webinar, to give us more insights.

Continue Reading...

Posted in Uncategorized

 

HSPICE Celebrates 35 Years of Gold-standard Success

Hello again, HSPICE aficionados! (You may have noticed a trend—the HSPICE folks have been very busy lately!)

Continue Reading...

Posted in Uncategorized

 

Synopsys new blog “Custom Layout Insights” is here !

Happy new year/ Bonne annee to everyone,

Continue Reading...

Posted in Uncategorized

 

Q&A with Altera: How to improve your advanced-node design productivity using Synopsys SPICE Simulation and Analysis environment

Greetings,

Continue Reading...

Posted in Uncategorized

 

Great success for Synopsys Austin AMS SIG event

Happy pre-Turkey D-2 day !

Continue Reading...

Posted in Uncategorized

 

Join us for our first AMS SIG event in Austin during ICCAD

Hello all,

Continue Reading...

Posted in Uncategorized

 

DAC 2015 Circuit Simulation Videolog now available

Greetings,

Continue Reading...

Posted in Uncategorized