Q&A with Altera: How to improve your advanced-node design productivity using Synopsys SPICE Simulation and Analysis environment
Greetings,
Posted in Uncategorized
DAC 2015 Synopsys Circuit Simulation Luncheon: Altera, ST, TSMC and Xilinx on Synopsys Industry Leading Performance for Analog Mixed-signal Designs
Improving the performance of existing technologies has always been a key element in the development of computational systems and EDA tools. However, as analog mixed-signal designs complexity drastically increases, conventional techniques are becoming outdated and new technologies must be adopted by designers.
Posted in AMS EDA tools, EDA, Fast-SPICE, Mixed Signal/Cosimulation, SPICE, verification
VCS AMS at DVCON : Xilinx talk, demos, technical sessions and much more :)
Happy Friday,
Posted in Fast-SPICE, Mixed Signal/Cosimulation, Uncategorized, verification
AMS HSPICE SIG dinner during DesignCon 2015: Best-in-class techniques and solutions for Power and Signal Integrity analysis
Happy Thursday,
Posted in AMS Circuits, AMS EDA tools, analog design, Signal Integrity
Synopsys AMS SIG Event in Bangalore, India – ADI, ARM, ST and Xilinx present their latest solutions to resolve today analog mixed-signal challlenges
Happy new year everyone,
Posted in AMS EDA tools, Fast-SPICE, Mixed Signal/Cosimulation, SPICE, Uncategorized, verification
