The Standards Game » Blog Archive » Four days of upcoming events: Part 1 DesignCon

China 简体中文 Japan 日本语 United States English
International Office Locations

By Design Phase


System-Level Design High-level block design, architecture design, virtual and FPGA-based prototyping, and, power electronics and wiring harness solutions		Manufacturing Mask synthesis and data prep, lithography simulation and verification and yield management

Verification High-performance system, RTL, equivalence checking, mixed-signal verification solutions, and Verification IP		TCAD Process and device simulation solutions for technology development and manufacturing

Implementation & Sign-Off Advanced digital and custom IC and FPGA design solutions, including synthesis, physical implementation, test and sign-off		Optical Design Optical design and analysis software and engineering services All Tools Directory of all Synopsys tools

Reduce Risk with High Quality IP


Interface IP Standard interfaces for SoC designs such as USB, PCIe, DDR, SATA, HDMI, MIPI and more		Processor IP ARC Processor Cores, ARC Audio, ARC Video and configurable extensions

Analog IP Analog IP such as audio codecs, data converters and video analog front-end		SoC Infrastructure IP minPower Components, Verification IP and the DesignWare Library including datapath IP, AMBA, foundry libraries and 8-bit microcontrollers

Memories and Logic Libraries Logic libraries, memory compilers and non-volatile memories optimized for performance, power and area. Memory test and repair for higher test quality & yield		IP Subsystems Pre-verified audio subsystem integrating hardware, software and prototyping

Unmatched productivity from System to Implementation


High-Level Block Design Rapidly create and optimize differentiated IP blocks with Algorithm Design and Analysis, High-Level Synthesis, and Processor Development		Virtual Prototyping Accelerate pre-RTL embedded software development, hardware/software integration, and system validation

Architecture Design Quickly explore tradeoffs in your SoC architecture to achieve optimal product performance and cost to avoid over- or under-design		FPGA-Based Prototyping Accelerate the creation of your ASIC prototype with a high-speed hardware prototyping environment including a comprehensive software flow

Power Electronic Systems Simulate and execute behavioral design, modeling, and simulation for power electronics, multi-domain systems, and wire harnesses		System-Level Models Reduce risk and speed time to market with pre-verified models supporting industry standards for interoperability

Helping You Address Your Toughest Design Challenges


Tool & Methodology Consulting Take advantage of the latest Synopsys tool features and methodologies		Core Optimization Differentiate your product with the right combination of performance, power and area for your most design-critical cores

Design Flow Deployment Optimize your design flow to address the latest design challenges		Physical Design Assistance Leverage our tape-out proven flows and project experience to implement your very-deep submicron chip

IP Integration & SoC Verification Get to market faster and reduce SoC design and verification cost by applying best practices in RTL creation and functional verification		FPGA-based Prototyping Improve time-to-market and avoid costly re-spins

Solutions for Semiconductor and System Design


End-to-End Solutions Comprehensive solutions: Eclypse Low Power Solution, System-to-Silicon (S2S) Verification Solution, 3D-IC Design Solutions		Technical Platforms Integrated product platforms: Discovery Verification Platform, FPGA Design Solution, Galaxy Implementation Platform

Industry Solutions Tailored solutions for automotive, memory, mil/aero, mobile devices, & end-product categories		Lynx Design System A highly integrated, production-ready IC development platform

Expert Training and Support Services


Training Training courses on Synopsys� tools and methodologies		Global Support Centers Open a support issue online

SolvNet Get instant online access to the self-help support resources you need		Licensing, Installation & Compute Platforms The latest information about how to install, upgrade and manage your Synopsys licenses

Explore, Interact and Collaborate


Synopsys Users Group (SNUG) Technology users and product experts exchange ideas at SNUG conferences		University Program Resources for teaching IC design: how to apply to our program, curriculum, articles, support and training, and much more

Partners Collaborating to provide advanced reference flows, design kits, libraries, IP and methodology		Interoperability EDA tools working together for customer satisfaction and success

Blogs & Forums Insights from the experts, open forums for global Synopsys community		Conversation Central Join us the third Thursday of each month to join the conversation!

Synopsys: Innovation and Beyond


About Synopsys Discover our company, our management team and our values		Synopsys Careers Learn about jobs, internships and our commitment to diversity

News Room Read Synopsys news, contact the PR team, download an image, or gather other information		Events Meet with Synopsys at an industry event, participate at a SNUG® conference , or attend a Synopsys workshop or seminar

Investor Relations Browse information for shareholders, analysts and potential investors		Community Involvement Learn how Synopsys inspires the next generation of technologists

HOME

COMMUNITY

BLOGS & FORUMS

The Standards Game

Subscribe
Follow Synopsys
Follow Me
Categories
Archives
- 2012
  - January (2)
  - February (2)
  - March (2)
  - April (1)
- 2011
  - January (2)
  - February (1)
  - March (3)
  - April (3)
  - May (1)
  - June (2)
  - October (2)
  - November (1)
  - December (2)
- 2010
  - January (3)
  - February (6)
  - March (2)
  - April (4)
  - May (4)
  - June (3)
  - July (4)
  - August (5)
  - September (2)
  - October (3)
  - December (2)
- 2009
  - January (4)
  - February (5)
  - March (4)
  - April (4)
  - May (3)
  - June (2)
  - July (3)
  - August (3)
  - September (2)
  - October (3)
  - November (3)
  - December (3)
- 2008
  - January (5)
  - February (6)
  - March (6)
  - April (4)
  - May (7)
  - June (3)
  - July (3)
  - August (4)
  - September (3)
  - October (4)
  - November (3)
  - December (6)
- 2007
  - September (8)
  - October (6)
  - November (5)
  - December (2)
Twitter

RT @karenbartleson: Finally! My famous "World of Chips" for non-technical people is now a YouTube series: http://t.co/iay3UBt8 #SemiEDA #snps
3 days ago

“@karenbartleson's ... "World of Chips" for non-technical people is a YouTube series: http://t.co/Z8ozu9Dw #SemiEDA #snps” <hurray!>
4 days ago

This is very cool, @karenbartleson! #SemiEDA #snps #tech
5 days ago

Finally! My famous "World of Chips" for non-technical people is now a YouTube series: http://t.co/TxbThTWw #SemiEDA - @karenbartleson
5 days ago

RT @karenbartleson: Finally! My famous "World of Chips" for non-technical people is now a YouTube series: http://t.co/iay3UBt8 #SemiEDA #snps
5 days ago

About

I can hardly believe it. I’ve been in the EDA business since 1980 when I joined TI’s Design Automation Department after graduating from Cal Poly with my BSEE. Since 1995, much of my attention has been focused on EDA standards. I reached a moment of truth this year when I admitted, albeit reluctantly, that I could be called a standards-lifer. So, I decided it’s time to share my perspectives on what’s going on in the standards arena. Welcome to my blog - I can’t wait to hear from you!
- Karen Bartleson
Recent Comments

Four days of upcoming events: Part 1 DesignCon

Posted by Karen B on February 2nd, 2010

DesignCon 2010 is happening now. One of my fellow bloggers, Colin Warwick, put together a video spoof that I thought you might enjoy. First, a disclaimer: I’m not endorsing his product. Second, a proposal: I think we should standardize it. Third, a second thought: Never mind the standard – I rather like my job.

I’ll pass your comments on to Colin. He’ll probably get a kick out of your feedback.

Technorati Tags: EDA standards,The Standards Game,EDA standards blog,DesignCon

Rating: 0.0/5 (0 votes cast)

This entry was posted on Tuesday, February 2nd, 2010 at 5:19 pm and is filed under 4. Be There or Be Square. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

2 Responses to “Four days of upcoming events: Part 1 DesignCon”

Colin Warwick says:

February 3, 2010 at 9:23 am

Hi Karen, Thanks for posting! My next project is a “Write my blog for me” button
– Colin

VA:F [1.9.8_1114]
Rating: 0 (from 0 votes)

Reply
Karen Bartleson says:

February 3, 2010 at 12:48 pm

Hi Colin, I want *that* button!

VA:F [1.9.8_1114]
Rating: 0 (from 0 votes)

Reply

« This time, I didn’t want a standard | Home | Four days of upcoming events: Part 2 DVCon »

Subscribe

Follow Synopsys

Follow Me

Categories

Archives

Twitter

About

Recent Comments

Four days of upcoming events: Part 1 DesignCon

2 Responses to “Four days of upcoming events: Part 1 DesignCon”

Leave a Reply