Conversation Central Podcast » Blog Archive » UVM: Verifying the Universe

By Design Phase


System-Level Design High-level block design, architecture design, virtual and FPGA-based prototyping, and, power electronics and wiring harness solutions		Manufacturing Mask synthesis and data prep, lithography simulation and verification and yield management

Verification High-performance system, RTL, equivalence checking, mixed-signal verification solutions, and Verification IP		TCAD Process and device simulation solutions for technology development and manufacturing

Implementation & Sign-Off Advanced digital and custom IC and FPGA design solutions, including synthesis, physical implementation, physical verification, test and sign-off		Optical Design Optical design and analysis software and engineering services All Tools Directory of all Synopsys tools

Reduce Risk with High Quality IP


Interface IP Standard interfaces for SoC designs such as USB, PCIe, DDR, SATA, HDMI, MIPI, Ethernet and more		Processor IP ARC processor cores and extensions, ARC audio, and ARC development tools, operating systems & ecosystem

Analog IP Analog IP such as audio analog codecs, data converters and video analog front-end		SoC Infrastructure IP minPower Components, Verification IP and the DesignWare Library including datapath IP, AMBA, foundry libraries and 8-bit microcontrollers

Memories and Logic Libraries Logic libraries, memory compilers and non-volatile memories optimized for performance, power and area. Memory test and repair for higher test quality & yield		IP Subsystems Pre-verified audio subsystem integrating hardware, software and prototyping

Unmatched productivity from System to Implementation


High-Level Block Design Rapidly create and optimize differentiated IP blocks with Algorithm Design and Analysis, High-Level Synthesis, and Processor Development		Virtual Prototyping Accelerate pre-RTL embedded software development, hardware/software integration, and system validation

Architecture Design Quickly explore tradeoffs in your SoC architecture to achieve optimal product performance and cost to avoid over- or under-design		FPGA-Based Prototyping Accelerate the creation of your ASIC prototype with a high-speed hardware prototyping environment including a comprehensive software flow

Power Electronic Systems Simulate and execute behavioral design, modeling, and simulation for power electronics, multi-domain systems, and wire harnesses		System-Level Models Reduce risk and speed time to market with pre-verified models supporting industry standards for interoperability

Helping You Solve Your Toughest Design Challenges


Tool & Methodology Consulting Take advantage of the latest Synopsys tool features and methodologies		Core Optimization Differentiate your product with the right combination of performance, power and area for your most design-critical cores

Design Flow Deployment Optimize your design flow to address the latest design challenges		Physical Design Assistance Leverage our tape-out proven flows and project experience to implement your very-deep submicron chip

IP Integration & SoC Verification Get to market faster and reduce SoC design and verification cost by applying best practices in RTL creation and functional verification		FPGA-based Prototyping Improve time-to-market and avoid costly re-spins

Solutions for Semiconductor and System Design


End-to-End Solutions Comprehensive solutions: Advanced Low Power Solution, System-to-Silicon (S2S) Verification Solution, 3D-IC Design Solutions		Technical Platforms Integrated product platforms: Discovery Verification Platform, FPGA Design Solution, Galaxy Implementation Platform

Industry Solutions Tailored solutions for automotive, memory, mil/aero, mobile devices, & end-product categories		Lynx Design System A highly integrated, production-ready IC development platform

Expert Training and Support Services


Training Training courses on Synopsys� tools and methodologies		Global Support Centers Open a support issue online

SolvNet Get instant online access to the self-help support resources you need		Licensing, Installation & Compute Platforms The latest information about how to install, upgrade and manage your Synopsys licenses

Explore, Interact and Collaborate


Synopsys Users Group (SNUG) Technology users and product experts exchange ideas at SNUG conferences		University Program Resources for teaching IC design: how to apply to our program, curriculum, articles, support and training, and much more

Partners Collaborating to provide advanced reference flows, design kits, libraries, IP and methodology		Interoperability EDA tools working together for customer satisfaction and success

Blogs & Forums Insights from the experts, open forums for global Synopsys community		Conversation Central Podcast Where technology and business experts in the electronics industry come to talk.

Synopsys: Accelerating Innovation


About Synopsys Discover our company, our management team and our values		Synopsys Careers Learn about jobs, internships and our commitment to diversity

News Room Read Synopsys news, contact the PR team, download an image, or gather other information		Events Meet with Synopsys at an industry event, participate at a SNUG® conference, or attend a Synopsys workshop or seminar

Investor Relations Browse information for shareholders, analysts and potential investors		Community Involvement Learn how Synopsys inspires the next generation of technologists

HOME

COMMUNITY

BLOGS & FORUMS

Conversation Central Podcast

Subscribe

Stay current on electronics industry trends. It’s free.
Find us on iTunes and listen whenever, wherever.
Contact Us

Give feedback or suggest topics and guests:
(650) 584-1191 ConversationCentral@synopsys.com
Follow Synopsys
Categories
Recent Posts
Recent Comments

About

Where technology and business experts in the electronics industry come to talk.

Hear insights straight from the experts and tap into the current challenges and relevant trends they have encountered and foresee.

We publish a new show with a new guest at the beginning of each month.
Upcoming Shows
- No events
Archives
- May 2013 (1)
- April 2013 (1)
- March 2013 (1)
- February 2013 (1)
- December 2012 (1)
- November 2012 (1)
- October 2012 (1)
- August 2012 (1)
- July 2012 (1)
- June 2012 (12)
- May 2012 (1)
- April 2012 (1)
- March 2012 (1)
- February 2012 (1)
- January 2012 (1)
- December 2011 (1)
- November 2011 (1)
- October 2011 (2)
- September 2011 (1)
- August 2011 (1)
- July 2011 (1)
- June 2011 (17)
- May 2011 (1)
- April 2011 (1)
- March 2011 (2)
- February 2011 (1)
- January 2011 (1)
- December 2010 (1)
- November 2010 (4)
- October 2010 (1)
- September 2010 (1)
- August 2010 (1)
- July 2010 (1)
- June 2010 (27)

UVM: Verifying the Universe

Posted by rjamison on June 15th, 2010

Guest: Co-chairs, Accellera VIP-TSC: Tom Alsop, Senior Design Automation Engineer, Intel

Host: JL Gray, Vice President, Verilab

Learn what UVM is and discover the process of adopting UVM. Tom Alsop educates listeners on how to make a smooth transition to UVM and what the process is for developing the right methodology for using UVM.

Audio clip: Adobe Flash Player (version 9 or above) is required to play this audio clip. Download the latest version here. You also need to have JavaScript enabled in your browser.

If your browser doesn’t support Flash, click here to download the show and play it locally.

This radio show was originally recorded at the Synopsys exhibition booth at the Design Automation Conference (DAC) in Anaheim, California on June 15, 2010.

Share and Enjoy:

This entry was posted on Tuesday, June 15th, 2010 at 2:00 pm and is filed under Standards, Technology. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

« Security Standards for the Cloud | Home | IEEE-SA Standards Everywhere »

Subscribe

Contact Us

Follow Synopsys

Categories

Recent Posts

Recent Comments

About

Upcoming Shows

Archives

UVM: Verifying the Universe

Leave a Reply